

### LC<sup>2</sup>MOS Complete 12-Bit Multiplying DAC

AD7845

#### **FEATURES**

12-Bit CMOS MDAC with Output Amplifier
4-Quadrant Multiplication
Guaranteed Monotonic (T<sub>MIN</sub> to T<sub>MAX</sub>)
Space-Saving 0.3" DIPs and 24- or 28-Terminal Surface
Mount Packages
Application Resistors On Chip for Gain Ranging, etc.
Low Power LC<sup>2</sup>MOS

#### **APPLICATIONS**

Automatic Test Equipment Digital Attenuators Programmable Power Supplies Programmable Gain Amplifiers Digital-to-4-20 mA Converters


#### **GENERAL DESCRIPTION**

The AD 7845 is the industry's first 4-quadrant multiplying D/A converter with an on-chip amplifier. It is fabricated on the  $L\,C^2M$  OS process, which allows precision linear components and digital circuitry to be implemented on the same chip.

The 12 data inputs drive latches which are controlled by standard  $\overline{CS}$  and  $\overline{WR}$  signals, making microprocessor interfacing simple. For stand-alone operation, the  $\overline{CS}$  and  $\overline{WR}$  inputs can be tied to ground, making all latches transparent. All digital inputs are TTL and 5 V CMOS compatible.

The output amplifier can supply  $\pm 10$  V into a 2  $k\Omega$  load. It is internally compensated, and its input offset voltage is low due to laser trimming at wafer level. For normal operation,  $R_{FB}$  is tied to  $V_{OUT}$ , but the user may alternatively choose  $R_A$ ,  $R_B$  or  $R_C$  to scale the output voltage range.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PRODUCT HIGHLIGHTS**

- Voltage Output M ultiplying DAC
   The AD 7845 is the first DAC which has a full 4-quadrant multiplying capability and an output amplifier on chip. All specifications include amplifier performance.
- 2. M atched Application Resistors
  Three application resistors provide an easy facility for gain ranging, voltage offsetting, etc.
- Space Saving
   The AD 7845 saves space in two ways. The integration of the output amplifier on chip means that chip count is reduced.
   The part is housed in skinny 24-pin 0.3" DIP, 28-terminal LCC and PLCC and 24-terminal SOIC packages.

# 

Parameter	J Version	K Version	A Version	B Version	S Version	T Version	Units	Test Conditions/Comments
ACCURACY								$1 LSB = \frac{V_{REF}}{2^{12}} = 2.4 \text{ mV}$
Resolution	12	12	12	12	12	12	Bits	$1 LSB = \frac{RE1}{212} = 2.4 \text{ mV}$
Relative Accuracy								
at +25°C	±1	±1/2	±1	±1/2	±1	±1/2	LSB max	All Grades Are Guaranteed
T <sub>MIN</sub> to T <sub>MAX</sub>	±1	±3/4 ±1	±3/2	±1 +1	±2	±1 +1	LSB max	M onotonic over T emperature
Differential Nonlinearity	±1	±1	±1	±1	±1	± 1	LSB max	DAC Register Loaded with
Zero Code Offset Error at +25°C	±2	±1	±2	±1	±2	±1	mV max	All US.
$T_{MIN}$ to $T_{M\Delta X}$	±4	±3	±4	±3	±5	±4	mV max	
Offset Temperature Coefficient;	1-4	1.3	1 4		τ.	1.4	IIIV IIIAX	
(ΔOffset/ΔT emperature) <sup>2</sup>	±5	±5	±5	±5	±5	±5	μV/°C typ	
Gain Error	±6	±3	±6	±3	±6	±3	LSB max	R <sub>FB</sub> , V <sub>OUT</sub> Connected
	±9	±6	±9	±6	±9	±6	LSB max	$R_C$ , $V_{OUT}$ Connected, $V_{REF} = +5 \text{ V}$
	±9	±6	±9	±6	±9	±6	LSB max	$R_B$ , $V_{OUT}$ Connected, $V_{REF} = +5 \text{ V}$
	±10	±8	±10	±8	$\pm 10$	±8	LSB max	$R_A$ , $V_{OUT}$ Connected, $V_{REF} = +2.5 \text{ V}$
G ain T emperature C oefficient;								
(ΔG ain/ΔT emperature) <sup>2</sup>	±2	±2	±2	±2	±2	±2	ppm of FSR/°C	R <sub>FB</sub> , V <sub>OUT</sub> Connected
							typ	
REFERENCE INPUT								
Input Resistance, Pin 17	8	8	8	8	8	8	kΩ min	Typical Input Resistance = 12 kΩ
inpacticustance, i in 27	16	16	16	16	16	16	kΩ max	Typical Impact Colorate 22 Kas
ADDITION DESIGNOR		1 - 0						
APPLICATION RESISTOR	0.5	0.5		0.5	0.5	0.5	0//	Matabina Datusan D. D. D.
RATIO MATCHING	0.5	0.5	0.5	0.5	0.5	0 5	% max	M atching Between R <sub>A</sub> , R <sub>B</sub> , R <sub>C</sub>
DIGITAL INPUTS								
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	2.4	2.4	V min	
V <sub>IL</sub> (Input Low Voltage)	0.8	0.8	0.8	0.8	0.8	0.8	V max	
I <sub>IN</sub> (Input C urrent)	±1	±1	±1	±1	$\pm 1$	±1	μA max	Digital Inputs at 0 V and V <sub>DD</sub>
C <sub>IN</sub> (Input C apacitance) <sup>2</sup>	7	7	7	7	7	7	pF max	
POWER SUPPLY <sup>4</sup>								
V <sub>DD</sub> Range	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	V min/V max	
V <sub>SS</sub> Range	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	V min/V max	
Power Supply Rejection								
ΔG ain/ΔV <sub>DD</sub>	±0.2	±0.2	±0.2	±0.2	$\pm 0.2$	±0.2	% per % max	$V_{DD} = +15 \text{ V} \pm 5\%, V_{REF} = -10 \text{ V}$
∆G ain/∆V <sub>SS</sub>	±0.2	±0.2	±0.2	±0.2	$\pm 0.2$	±0.2	% per % max	$V_{SS} = -15 \text{ V} \pm 5\%.$
$I_{DD}$	10	10	10	10	10	10	mA max	V <sub>OUT</sub> Unloaded
I <sub>SS</sub>	4	4	4	4	4	4	mA max	V <sub>OUT</sub> Unloaded

## AC PERFORMANCE CHARACTERISTICS These characteristics are included for Design Guidance and are not subject to test.

DYNAMIC PERFORM ANCE Output Voltage Settling Time	5	5	5	5	5	5	μs max	To 0.01% of Full-Scale Range $V_{\text{OUT}}$ L oad = 2 kΩ, 100 pF. DAC Register Alternately Loaded with All 0s and All 1s. Typically 2.5 us at 25°C.
Slew Rate Digital-to-Analog Glitch Impulse	7 450	7 450	7 450	7 450	7 450	7 450	V/µs typ nV-s typ	$V_{OUT}$ Load = 2 k $\Omega$ , 100 pF. Measured with $V_{REF}$ = 0 V. DAC Register Alternately Loaded with All 0s and All 1s.
M ultiplying Feedthrough Error <sup>3</sup> Unity Gain Small Signal	5	5	5	5	5	5	mV p-p typ	$V_{REF} = \pm 10 \text{ V}$ , 10 kH z Sine W ave DAC Register Loaded with All 0s.
Bandwidth	600	600	600	600	600	600	kH z typ	$V_{OUT}$ , $R_{FB}$ Connected. DAC Loaded with All 1s $V_{REF} = 100$ mV p-p Sine Wave.
Full Power Bandwidth	250	250	250	250	250	250	kH z typ	$V_{OUT}$ , $R_{FB}$ Connected. DAC Loaded with All 1s. $V_{REF} = 20 \text{ V p-p}$ Sine Wave. $R_1 = 2 \text{ k}\Omega$ .
T otal H armonic Distortion	-90	-90	-90	-90	-90	-90	dB typ	$V_{REF} = 6 \text{ V rms}$ , 1 kH z Sine Wave.
OUTPUT CHARACTERISTIC	S <sup>5</sup>							
Open Loop Gain	85	85	85	85	85	85	dB min	$V_{OUT}$ , $R_{FB}$ N ot C onnected $V_{OUT} = \pm 10$ V, $R_L = 2$ k $\Omega$
Output Voltage Swing	±10	±10	±10	±10	±10	±10	V min	$R_L = 2 k\Omega$ , $C_L = 100 pF$
Output Resistance	0.2	0.2	0.2	0.2	0.2	0.2	Ω typ	R <sub>FB</sub> , V <sub>OUT</sub> Connected,
Short Circuit Current @ +25℃ Output Noise Voltage	15	15	15	15	15	15	mA typ	V <sub>OUT</sub> Shorted to AGND Includes Noise Due to Output
(0.1 H z to 10 H z) @ +25°C	2	2	2	2	2	2	μV rms typ	Amplifier and Johnson Noise
f = 10 H z	250	250	250	250	250	250	nV√ <u>Hz</u> typ	of R <sub>FB</sub>
f = 100  Hz	100	100	100	100	100	100	nV√Hz typ	
f = 1 kH z	50	50	50	50	50	50	nV√Hz typ	
f = 10 kH z	50 50	50 50	50	50	50	50	nV√Hz typ	
f = 100 kH z	טכ	20	50	50	50	50	nV√Hz typ	

<sup>&</sup>lt;sup>2</sup>T emperature ranges are as follows: J, K Versions: 0°C to +70°C; A, B Versions: −25°C to +85°C; T Version: −55°C to +125°C.

<sup>&</sup>lt;sup>4</sup>T emperature ranges are as informs, j, N Valuation S 2 and 1 and 2 Sample tested to ensure compliance.

<sup>5</sup>The metal lid on the ceramic D -24A package is connected to Pin 12 (D G N D).

<sup>4</sup>The device is functional with a power supply of ±12 V.

<sup>5</sup>M infimum specified load resistance is 2 kΩ.

Specifications subject to change without notice.

### **TMING CHARACTERISTICS** $(V_{DD} = +15 \text{ V}, \pm 5\%. V_{SS} = -15 \text{ V}, \pm 5\%. V_{REF} = +10 \text{ V}. AGND = DGND = 0 \text{ V}.)$

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = 0^{\circ}C$ to +70°C $T_A = -25^{\circ}C$ to +85°C	Limit at T <sub>A</sub> = -55°C to +125°C	Units	Test Conditions/Comments
t <sub>CS</sub>	100	135	140	ns min	C hip Select to Write Setup Time
t <sub>CH</sub>	0	0	0	ns min	C hip Select to Write Hold Time
t <sub>WR</sub>	100	135	140	ns min	Write Pulse Width
t <sub>DS</sub>	100	100	120	ns min	D ata Setup Time
t <sub>DH</sub>	20	20	20	ns min	D ata H old Time

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = +25^{\circ}C \text{ unless otherwise stated})$
$V_{DD}$ to D G N D $$
$V_{SS}$ to D G N D $$ +0.3 V to -17 V $$
$V_{REF}$ to AGND $\pm 25 V$
$V_{RFB}$ to AGND $\hdots$ $\pm 25\ V$
$V_{RA}$ to AGND $\pm 25 V$
$V_{RB}$ to AGND $\hdots$ $\pm 25\ V$
$V_{RC}$ to AGND $\hdots$ $\pm 25V$
$V_{OUT}$ to AGND <sup>2</sup> $V_{DD}$ + 0.3 V, $V_{SS}$ - 0.3 V
AGND to DGND0.3 V, $V_{DD}$
Digital Input Voltage to DGND0.3 V to $V_{DD}$ + 0.3 V
Power Dissipation (Any Package)
T o +75°C

Operating T emperature R ange
Commercial (J, K Versions) 0°C to +70°C
Industrial (A, B Versions)25°C to +85°C
Extended (S, T Versions)55°C to +125°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec)+300°C

#### NOTE

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time. <sup>2</sup>V<sub>OUT</sub> may be shorted to AGND provided that the power dissipation of the package is not exceeded.

#### CAUTION.


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7845 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### ORDERING GUIDE<sup>1</sup>

Modei <sup>2</sup>	Temperature Range	Relative Accuracy	Package Option <sup>3</sup>
AD 7845JN	0°C to +70°C	±1LSB	N-24
AD 7845K N	0°C to +70°C	±1/2 LSB	N-24
AD 7845JP	0°C to +70°C	±1LSB	P-28A
AD 7845K P	0°C to +70°C	±1/2 LSB	P-28A
AD 7845JR	0°C to +70°C	±1LSB	R-24
AD 7845K R	0°C to +70°C	±1/2 LSB	R-24
AD 7845AQ	-25°C to +85°C	±1 LSB	Q-24
AD 7845BQ	-25°C to +85°C	±1/2 LSB	Q-24
AD 7845SQ/883B	-55°C to +125°C	±1 LSB	Q-24
AD 7845T Q/883B	-55°C to +125°C	±1/2 LSB	Q-24
AD 7845SE/883B	-55°C to +125°C	±1 LSB	E-28A

#### NOTES



NOTES 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V.  $t_R = t_F = 20$ ns.

2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH} + V_{IL}}{2}$ 


Figure 1. AD7845 Timing Diagram


<sup>&</sup>lt;sup>1</sup>Analog D evices reserves the right to ship either ceramic (D-24A) or cerdip (Q-24) hermetic packages.


<sup>&</sup>lt;sup>2</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number.

<sup>3</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC.

#### **PIN CONFIGURATIONS**







#### **TERMINOLOGY**

#### **LEAST SIGNIFICANT BIT**

This is the analog weighting of 1 bit of the digital word in a DAC. For the AD 7845, 1 LSB =  $\frac{V_{REF}}{2^{12}}$ .

#### **RELATIVE ACCURACY**

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for both endpoints (i.e., offset and gain error are adjusted out) and is normally expressed in least significant bits or as a percentage of full-scale range.

#### **DIFFERENTIAL NONLINEARITY**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of +1 LSB max over the operating temperature range ensures monotonicity.

#### **GAIN ERROR**

Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out. Gain error is adjustable to zero with an external potentiometer. See Figure 13.

#### **ZERO CODE OFFSET ERROR**

This is the error present at the device output with all 0s loaded in the DAC. It is due to the op amp input offset voltage and bias current and the DAC leakage current.

#### **TOTAL HARMONIC DISTORTION**

This is the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental, expressed in dBs.

#### **OUTPUT NOISE**

This is the noise due to the white noise of the DAC and the input noise of the amplifier.

#### **DIGITAL-TO-ANALOG GLITCH IMPULSE**

T his is the amount of charge injected from the digital inputs to the analog output when the inputs change state. T his is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. The measurement takes place with  $V_{REF} = AGND$ .

#### **DIGITAL FEEDTHROUGH**

When the DAC is not selected (i.e.,  $\overline{CS}$  is high) high frequency logic activity on the device digital inputs is capacitively coupled through the device to show up as noise on the  $V_{OUT}$  pin. This noise is digital feedthrough.

#### **MULTIPLYING FEEDTHROUGH ERROR**

T his is ac error due to capacitive feedthrough from the  $V_{\text{REF}}$  terminal to  $V_{\text{OUT}}$  when the DAC is loaded with all 0s.

#### **OPEN-LOOP GAIN**

Open-loop gain is defined as the ratio of a change of output voltage to the voltage applied at the  $V_{REF}$  pin with all 1s loaded in the DAC. It is specified at dc.

#### **UNITY GAIN SMALL SIGNAL BANDWIDTH**

This is the frequency at which the magnitude of the small signal voltage gain of the output amplifier is 3 dB below unity. The device is operated as a closed-loop unity gain inverter (i.e., DAC is loaded with all 1s).

#### **OUTPUT RESISTANCE**

This is the effective output source resistance.

#### **FULL POWER BANDWIDTH**

Full power bandwidth is specified as the maximum frequency, at unity closed-loop gain, for which a sinusoidal input signal will produce full output at rated load without exceeding a distortion level of 3%.

### **Typical Performance Curves— AD7845**




Figure 2. Frequency Response, G = -1




Figure 3. Output Voltage Swing vs. Resistive Load




Figure 4. Noise Spectral Density




Figure 5. THD vs. Frequency




Figure 6. Typical AD7845 Linearity vs. Power Supply




Figure 7. Multiplying Feedthrough Error vs. Frequency




Figure 8. Unity Gain Inverter Pulse Response (Large Signal)




Figure 9. Unity Gain Inverter Pulse Response (Small Signal)




Figure 10. Digital-to-Analog Glitch Impulse (All 1s to All 0s Transition)

REV. A -5-

#### PIN FUNCTION DESCRIPTION (DIP)

Pin	Mnemonic	Description
1	V <sub>OUT</sub>	Voltage Output Terminal
2-11	DB11-DB2	Data Bit 11 (MSB) to Data Bit 2
12	DGND	Digital Ground. The metal lid on the ceramic package is connected to this pin
13-14	DB1-DB0	Data Bit 1 to Data Bit 0 (LSB)
15	$\overline{\mathrm{WR}}$	Write Input. Active low
16	CS	Chip Select Input. Active low
17	V <sub>REF</sub>	Reference Input Voltage which can be an ac or dc signal
18	AGND	Analog Ground. This is the reference point for external analog circuitry
19	V <sub>SS</sub>	N egative power supply for the output amplifier (nominal -12 V to +15 V)
20	V <sub>DD</sub>	Positive power supply (nominal +12 V to +15 V)
21	R <sub>A</sub>	Application resistor. $R_A = 4 R_{FB}$
22	R <sub>B</sub>	Application resistor. $R_B = 2 R_{FB}$
23	R <sub>C</sub>	Application resistor. $R_C = 2 R_{FB}$
24	R <sub>FB</sub>	Feedback resistor in the DAC. For normal operation this is connected to V <sub>OUT</sub>

### CIRCUIT INFORMATION Digital Section

Figure 11 is a simplified circuit diagram of the AD 7845 input control logic. When  $\overline{\rm CS}$  and  $\overline{\rm WR}$  are both low, the DAC latch is loaded with the data on the data inputs. All the digital inputs are TTL, HCM OS and +5 V CM OS compatible, facilitating easy microprocessor interfacing. All digital inputs incorporate standard protection circuitry.




Figure 11. AD7845 Input Control Logic

#### D/A Section

Figure 12 shows a simplified circuit diagram for the AD 7845 D/A section and output amplifier. The D/A converter is a standard R-2R ladder. Binarily weighted currents are switched between AGND and the inverting terminal of the on-chip output amplifier. The output amplifier and feedback resistor  $R_{\text{FB}}$  perform the current-to-voltage conversion. When connected in the standard configuration (i.e.,  $R_{\text{FB}}$  connected to  $V_{\text{OUT}}$ ),

$$V_{OUT} = -D \times V_{REF}$$

where D is the fractional representation of the digital input code. D can vary from 0 to 4095/4096.

The amplifier can maintain  $\pm 10$  V across a 2 k $\Omega$  load. It is internally compensated and settles to 0.01% FSR (1/2 LSB) in less than 5  $\mu s$ . The input offset voltage is laser trimmed at wafer level. The amplifier slew rate is typically 7 V/ $\mu s$ , and the unity gain small signal bandwidth is 600 kHz. There are three extra on-chip resistors (Ra, Rb, Rc) connected to the amplifier inverting terminal. These are useful in a number of applications including offset adjustment and gain ranging.




Figure 12. Simplified Circuit Diagram for the AD7845 D/A Section and Output Amplifier

#### **UNIPOLAR BINARY OPERATION**

Figure 13 shows the AD 7845 connected for unipolar binary operation. When  $V_{1N}$  is an ac signal, the circuit performs 2-quadrant multiplication. The code table for Figure 13 is given in Table I.




Figure 13. Unipolar Binary Operation

Table I. Unipolar Binary Code Table for AD 7845

Binary DAC R	Number In egister		Analog Output, V <sub>OUT</sub>
M SB 1111	1111	L SB 1111	$-V_{IN}\left(\frac{4095}{4096}\right)$
1000	0000	0000	$-V_{IN}\left(\frac{2048}{4096}\right) = -1/2 \ V_{IN}$
0000	0000	0001	$-V_{IN}\left(\frac{1}{4096}\right)$
0000	0000	0000	0 V

### OFFSET AND GAIN ADJUSTMENT FOR FIGURE 13 Zero Offset Adjustment

- 1. Load DAC with all 0s.
- 2. Trim R3 until  $V_{OUT} = 0 V$ .

#### **Gain Adjustment**

1. Load DAC with all 1s.

2. Trim R1 so that 
$$V_{OUT} = -V_{IN} \frac{4095}{4096}$$

In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude. For high temperature applications, resistors and potentiometers should have a low temperature coefficient.

### BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit for bipolar operation is shown in Figure 14. Offset binary coding is used.

The offset specification of this circuit is determined by the matching of internal resistors  $R_{\text{B}}$  and  $R_{\text{C}}$  and by the zero code offset error of the device. Gain error may be adjusted by varying the ratio of R1 and R2.

To use this circuit without trimming and keep within the gain error specifications, resistors R1 and R2 should be ratio matched to 0.01%.

The code table for Figure 14 is given in Table II.




Figure 14. Bipolar Offset Binary Operation

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 14

Binary DAC Ro	Number In egister	Analog Output, V <sub>OUT</sub>	
M SB 1111	1111	L SB 1111	$+V_{IN}\left(\frac{2047}{2048}\right)$
1000	0000	0001	$+V_{IN}\left(\frac{1}{2048}\right)$
1000	0000	0000	0 V
0111	1111	1111	$-V_{IN}\left(\frac{1}{2048}\right)$
0000	0000	0000	$-V_{IN}\left(\frac{2048}{2048}\right) = -V_{IN}$

### **AD7845**

### APPLICATIONS CIRCUITS PROGRAMMABLE GAIN AMPLIFIER (PGA)

The AD 7845 performs a PGA function when connected as in Figure 15. In this configuration, the R-2R ladder is connected in the amplifier feedback loop.  $R_{FB}$  is the amplifier input resistor. As the code decreases, the R-2R ladder resistance increases and so the gain increases.

$$\begin{split} V_{OUT} &= -V_{IN} \times \frac{R_{DAC}}{D} \times \frac{\mathbf{1}}{R_{FB}}, \left(D = 0 \text{ to } \frac{4095}{4096}\right) \\ &= -V_{IN} \times \frac{R_{DAC}}{D} \times \frac{\mathbf{1}}{R_{DAC}} = \frac{-V_{IN}}{D}, \text{ since } R_{FB} = R_{DAC} \end{split}$$




Figure 15. AD7845 Connected as PGA

As the programmed gain increases, the error and noise also increase. For this reason, the maximum gain should be limited to 256. Table III shows gain versus code.

N ote that instead of using  $R_{FB}$  as the input resistor, it is also possible to use combinations of the other application resistors,  $R_A,\ R_B$  and  $R_C.$  For instance, if  $R_B$  is used instead of  $R_{FB}$ , the gain range for the same codes of T able II now goes from I/2 to 128.

Table III. Gain and Error vs. Input Code for Figure 15

Digital Inputs			Gain	Error (%)
1111	1111	1111	4096/4095 ≈ 1	0.04
1000	0000	0000	2	0.07
0100	0000	0000	4	0.13
0010	0000	0000	8	0.26
0001	0000	0000	16	0.51
0000	1000	0000	32	1.02
0000	0100	0000	64	2.0
0000	0010	0000	128	4.0
0000	0001	0000	256	8.0

#### PROGRAMMABLE CURRENT SOURCES

The AD 7845 is ideal for designing programmable current sources using a minimum of external components. Figures 16 and 17 are examples. The circuit of Figure 16 drives a programmable current  $I_{\rm L}$  into a load referenced to a negative supply. Figure 17 shows the circuit for sinking a programmable current,  $I_{\rm L}$ . The same set of circuit equations apply for both diagrams.

$$\begin{split} I_{L} &= I_{3} = I_{2} + I_{1} \\ I_{1} &= \frac{D \times |V_{1N}|}{R_{DAC}}, \left(D = 0 \text{ to } \frac{4095}{4096}\right) \\ I_{2} &= \frac{1}{R1} \left(\frac{D \times |V_{1N}|}{R_{DAC}}\right) R_{FB} = \frac{D \times |V_{1N}|}{R1}, \text{ since } R_{FB} = R_{DAC} \\ I_{L} &= \frac{D \times |V_{1N}|}{R1} + \frac{D \times |V_{1N}|}{R_{DAC}} \\ &= \frac{D \times |V_{1N}|}{R1} \times \left(1 + \frac{R1}{R_{DAC}}\right) \end{split}$$

N ote that by making R1 much smaller than  $R_{\text{DAC}}$ , the circuit becomes insensitive to both the absolute value of  $R_{\text{DAC}}$  and its temperature variations. N ow, the only resistor determining load current  $I_1$  is the sense resistor R1.

If R 1 = 100  $\Omega$ , then the programming range is 0 mA to 100 mA, and the resolution is 0.024 mA.




Figure 16. Programmable Current Source

-8- REV. A




Figure 17. Programmable Current Sink

#### 4-20 mA CURRENT LOOP

The AD 7845 provides an excellent way of making a 4-20 mA current loop circuit. This is basically a variation of the circuits in Figures 16 and 17 and is shown in Figure 18. The application resistor  $R_A$  (Value 4R) produces the effective 4 mA offset.

$$I_L = I_3 = I_2 + I_1$$
  
Since  $I_2 > I_1$ ,

$$I_L = -\frac{V_\chi}{156} = \left(\frac{2.5}{4R} \times R_{FB} + \frac{2.5}{R_{DAC}} \times D \times R_{FB}\right) \times \frac{1}{156}$$

and since  $R_{DAC}=R_{FB}=R$ 

$$I_{L} = \left(\frac{2.5}{4} + D \times 2.5\right) \times \frac{1000}{156} \,\text{mA}$$

=  $[4 + (16 \times D)]$ mA, where D goes from 0 to 1 with Digital Code

When D = 0 (C ode of all 0s):  $I_L = 4 \text{ mA}$ 

When D = 1 (Code of all 1s):  $I_1 = 20 \text{ mA}$ 

The above circuit succeeds in significantly reducing the circuit component count. Both the on-chip output amplifier and the application resistor  $R_{\rm A}$  contribute to this.




Figure 18. 4-20 mA Current Loop

#### **APPLICATION HINTS**

**General Ground Management:** AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD 7845. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD 7845 AGND and DGND pins (IN 914 or equivalent).

**Digital Glitches:** When a new digital word is written into the DAC, it results in a change of voltage applied to some of the DAC switch gates. This voltage change is coupled across the switch stray capacitance and appears as an impulse on the current output bus of the DAC. In the AD 7845, impulses on this bus are converted to a voltage by  $R_{\rm FB}$  and the output amplifier. The output voltage glitch energy is specified as the area of the resulting spike in nV-seconds. It is measured with  $V_{\rm REF}$  connected to analog ground and for a zero to full-scale input code transition. Since microprocessor based systems generally have noisy grounds which couple into the power supplies, the AD 7845  $V_{\rm DD}$  and  $V_{\rm SS}$  terminals should be decoupled to signal ground.

**Temperature Coefficients:** The gain temperature coefficient of the AD 7845 has a maximum value of 5 ppm/°C . This corresponds to worst case gain shift of 2 LSBs over a  $100^{\circ}$ C temperature range. When trim resistors R1 and R2 in Figure 13 are used to adjust full-scale range, the temperature coefficient of R1 and R2 must be taken into account. The offset temperature coefficient is 5 ppm of FSR/°C maximum. This corresponds to a worst case offset shift of 2 LSBs over a  $100^{\circ}$ C temperature range.

The reader is referred to Analog D evices Application N ote "G ain Error and G ain T emperature Coefficient of C M O S M ultiplying D A C s," Publication N umber E 630C -5-3/86.

REV. A -9-

### AD7845

### MICROPROCESSOR INTERFACING 16-BIT MICROPROCESSOR SYSTEMS

Figures 19, 20 and 21 show how the AD 7845 interfaces to three popular 16-bit microprocessor systems. These are the M C 68000, 8086 and the T M 32010. The AD 7845 is treated as a memory-mapped peripheral to the processors. In each case, a write instruction loads the AD 7845 with the appropriate data. The particular instructions used are as follows:

M C 68000: M O V E 8086: M O V T M S 32010: O U T




Figure 19. AD7845 to MC68000 Interface




Figure 20. AD7845 to 8086 Interface




Figure 21. TMS32010

#### **8-BIT MICROPROCESSOR SYSTEMS**

Figure 22 shows an interface circuit for the AD 7845 to the 8085A 8-bit microprocessor. The software routine to load data to the device is given in T able IV. N ote that the transfer of the 12 bits of data requires two write operations. The first of these loads the 4 M SBs into the 7475 latch. The second write operation loads the 8 L SBs plus the 4 M SBs (which are held by the latch) into the DAC.




Figure 22. 8085A Interface

#### Table IV. Subroutine Listing for Figure 22

2000 LOAD DAC:	LXI	Н,#3000	The H,L register pair are loaded with latch address 3000.
	MVI	A,#"MS"	Load the 4 M SBs of data into accumulator.
	MOV	M ,A	T ransfer data from accumulator to latch.
	INR	L	Increment H ,L pair to AD 7845 address.
	MVI	A,#"LS"	Load the 8 LSBs of data into accumulator.
	MOV	M ,A	T ransfer data from accumulator to DAC.
	RET		End of routine.

-10- REV. A

AD7845

Figure 23 and 24 are the interface circuits for the Z80 and M C 6809 microprocessors. Again, these use the same basic format as the 8085A interface.




Figure 23. AD7845 to Z80 Interface




Figure 24. MC6809 Interface

#### **DIGITAL FEEDTHROUGH**

In the preceding interface configurations, most digital inputs to the AD 7845 are directly connected to the microprocessor bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this digital feedthrough isolate the DAC from the noise source. Figure 25 shows an interface circuit which uses this technique. All data inputs are latched from the busy by the  $\overline{\rm CS}$  signal. One may also use other means, such as peripheral interface devices, to reduce the digital feedthrough.





Figure 25. AD7845 Interface Circuit Using Latches to Minimize Digital Feedthrough

REV. A -11-


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 24-Pin Plastic DIP (N-24)




#### 24-Pin Ceramic DIP (D-24A)




- NOTES
  1. LEAO NO. 1 IDENTIFIED BY DOT OR NOTCH.
  2. CERAMIC DIP LEADS WILL BE EITHER GOLD OR TIN PLATED IN ACCORDANCE WITH MIL. W-385 TO REQUIREMENTS.
  3. METAL LID IS CONNECTED TO DOING.

#### 24-Pin Cerdip (Q-24)



LIEAO NO. 1 IDENTIFIED BY DOT OR NOTCH.
CERDIP LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED
IN ACCORDANCE WITH MIL-M-38510 TO REQUIREMENTS.

#### 28-Terminal Leadless Ceramic Chip Carrier (E-28A)



#### 28-Terminal Plastic Leaded Chip Carrier (P-28A)

